Altera cyclone V Technical Reference page 2084

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
HW_Feature Fields
Bit
30:28
actphyif
27
savlananins
26
flexippssen
25
inttsen
Ethernet Media Access Controller
Send Feedback
Name
When you have multiple PHY interfaces in your
configuration, this field indicates the sampled value of
emacx_phy_if_selduring reset de-assertion.
Value
0x0
0x1
0x2
0x3
0x4
0x5
0x6
0x7
Source address insertion/replacement, VLAN
insertion replacement
Value
0x0
SA/VLAN Insertion Replacement disabled
0x1
SA/VLAN Insertion Replacement enabled
Flexible Pulse-Per_Second
Value
0x0
Flexible Pulse-Per-Second disabled
0x1
Flexible Pulse-Per-Second enabled
Time stamping with internal system time
Value
0x0
0x1
Description
Description
Sampled Value GMII or MII
Sampled Value RGMII
Sampled Value SGMII
Sampled Value TBI
Sampled Value RMII
Sampled Value RTBI
Sampled Value SMII
Sampled Value RevMII
Description
Description
Description
Time-stamping disabled
Time-stamping enabled
17-869
HW_Feature
Access
Reset
RO
0x0
RO
0x0
RO
0x1
RO
0x1
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents