I2C Register Map; Table 76. I2C Register Map And Reset Values - STMicroelectronics STM32F05 series Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

Inter-integrated circuit (I
2
23.8
I
C register map
The table below provides the I
2
Table 76.
I
C register map and reset values
Offset
Register
I2Cx_CR1
0x0
Reset Value
I2Cx_CR2
0x4
Reset Value
I2Cx_OAR1
0x8
Reset Value
I2Cx_OAR2
0xC
Reset Value
I2Cx_TIMINGR
0x10
Reset Value
I2Cx_TIMEOUTR
0x14
Reset Value
I2Cx_ISR
0x18
Reset Value
I2Cx_ICR
0x1C
Reset Value
I2Cx_PECR
0x20
Reset Value
I2Cx_RXDR
0x24
Reset Value
I2Cx_TXDR
0x28
Reset Value
Refer to
534/742
2
C) interface
0
0
0
0
0
0
0
0
0
0
0
0
Section 2.2.2 on page 37
Doc ID 018940 Rev 1
2
C register map and reset values.
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
for the register boundary addresses.
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0091
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F05 series and is the answer not in the manual?

Questions and answers

Table of Contents