Table of Contents
Advertisement
General-purpose timers (TIM2 and TIM3)
Table 50.
TIM2 and TIM3 register map and reset values
Offset
Register
Reserved
0x30
Reset value
TIM2_CCR1 and
TIM3_CCR1
0x34
Reset value
0
TIM2_CCR2 and
TIM3_CCR2
0x38
Reset value
0
TIM2_CCR3 and
TIM3_CCR3
0x3C
Reset value
0
TIM2_CCR4 and
TIM3_CCR4
0x40
Reset value
0
Reserved
0x44
Reset value
TIM2_DCR and
TIM3_DCR
0x48
Reset value
TIM2_DMAR and
TIM3_DMAR
0x4C
Reset value
Refer to
352/742
CCR1[31:16]
(TIM2 only)
0
0
0
0
0
0
0
0
CCR2[31:16]
(TIM2 only)
0
0
0
0
0
0
0
0
CCR3[31:16]
(TIM2 only)
0
0
0
0
0
0
0
0
CCR4[31:16]
(TIM2 only)
0
0
0
0
0
0
0
0
Section 2.2.2 on page 37
Doc ID 018940 Rev 1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
for the register boundary addresses.
CCR1[15:0]
0
0
0
0
0
0
0
0
0
CCR2[15:0]
0
0
0
0
0
0
0
0
0
CCR3[15:0]
0
0
0
0
0
0
0
0
0
CCR4[15:0]
0
0
0
0
0
0
0
0
0
DBL[4:0]
0
0
0
0
0
DMAB[15:0]
0
0
0
0
0
0
0
0
0
RM0091
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
DBA[4:0]
0
0
0
0
0
0
0
0
0
0
Advertisement
Table of Contents
Need help?
Do you have a question about the STM32F05 series and is the answer not in the manual?