Inter-integrated circuit (I
Figure 210. Master initialization flowchart
Initialization of a master receiver addressing a 10-bit address slave
●
If the slave address is in 10-bit format, you can choose to send the complete read
sequence by clearing the HEAD10R bit in the I2Cx_CR2 register. In this case the
master automatically sends the following complete sequence after the START bit is set:
(Re)Start + Slave address 10-bit header Write + Slave address 2nd byte + REStart +
Slave address 10-bit header Read
Figure 211. 10-bit address read access with HEAD10R=0
1 1 1 1 0 X X
Slave address
S
1st 7 bits
●
If the master addresses a 10-bit address slave, transmits data to this slave and then
reads data from the same slave, a master transmission flow must be done first. Then a
repeated start is set with the 10 bit slave address configured with HEAD10R=1. In this
case the master sends this sequence: ReStart + Slave address 10-bit header Read
490/742
2
C) interface
Enable interrupts and/or DMA in I2Cx_CR1
0
Slave address
R/W
A1
2nd byte
Write
Doc ID 018940 Rev 1
Master
initialization
Initial settings
End
1 1 1 1 0 X X
1
Slave address
A2
Sr
R/W
1st 7 bits
Read
RM0091
MS19859V1
A3
DATA
A
DATA
MS19822V1
A
P
Need help?
Do you have a question about the STM32F05 series and is the answer not in the manual?
Questions and answers