Figure 185. Counter Timing Diagram, Internal Clock Divided By 2; Figure 186. Counter Timing Diagram, Internal Clock Divided By 4; Figure 187. Counter Timing Diagram, Internal Clock Divided By N - STMicroelectronics STM32F05 series Reference Manual

Basic timer (TIM6)

Figure 185. Counter timing diagram, internal clock divided by 2

Figure 186. Counter timing diagram, internal clock divided by 4

Figure 187. Counter timing diagram, internal clock divided by N

444/742
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
CK_INT
CNT_EN
TImer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
CK_INT
Timer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
Doc ID 018940 Rev 1
0034
0035 0036 0000 0001 0002 0003
0035 0036
1F 20
RM0091
0000 0001
00