Figure 220. Transfer Sequence Flowchart For Smbus Slave Transmitter N Bytes + Pec; Figure 221. Transfer Bus Diagrams For Smbus Slave Transmitter (Sbc=1) - STMicroelectronics STM32F05 series Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0091

Figure 220. Transfer sequence flowchart for SMBus slave transmitter N bytes + PEC

Figure 221. Transfer bus diagrams for SMBus slave transmitter (SBC=1)

Example SMBus slave transmitter 2 bytes + PEC,
NBYTES
EV1: ADDR ISR: check ADDCODE, program NBYTES=3, set PECBYTE, set ADDRCF
EV2: TXIS ISR: wr data1
EV3: TXIS ISR: wr data2
No
Read ADDCODE and DIR in I2Cx_ISR
I2Cx_CR2.NBYTES = N + 1
Write I2Cx_TXDR.TXDATA
TXIS
ADDR
TXIS
data1
S
Address
A
EV1
EV2
EV3
Doc ID 018940 Rev 1
Inter-integrated circuit (I
SMBus slave
transmission
Slave initialization
I2Cx_ISR.ADDR =
1?
Yes
PECBYTE=1
Set I2Cx_ICR.ADDRCF
No
I2Cx_ISR.TXIS
=1?
Yes
data2
PEC
A
A
3
2
C) interface
SCL
stretched
MS19867V1
legend:
transmission
reception
SCL stretch
NA
P
MS19869V1
507/742

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F05 series and is the answer not in the manual?

Questions and answers

Table of Contents