Figure 121. Edge-Aligned Pwm Waveforms (Arr=8) - STMicroelectronics STM32F05 series Reference Manual

RM0091
This forces the PWM by software while the timer is running.
The timer is able to generate PWM in edge-aligned mode or center-aligned mode
depending on the CMS bits in the TIMx_CR1 register.
PWM edge-aligned mode
Upcounting configuration
Upcounting is active when the DIR bit in the TIMx_CR1 register is low. Refer to the
Upcounting mode on page
In the following example, we consider PWM mode 1. The reference PWM signal OCxREF is
high as long as TIMx_CNT <TIMx_CCRx else it becomes low. If the compare value in
TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then OCxREF is held at '1.
If the compare value is 0 then OCxREF is held at '0.
PWM waveforms in an example where TIMx_ARR=8.

Figure 121. Edge-aligned PWM waveforms (ARR=8)

Downcounting configuration
Downcounting is active when DIR bit in TIMx_CR1 register is high. Refer to
mode on page 298
In PWM mode 1, the reference signal ocxref is low as long as TIMx_CNT>TIMx_CCRx else
it becomes high. If the compare value in TIMx_CCRx is greater than the auto-reload value in
TIMx_ARR, then ocxref is held at '1. 0% PWM is not possible in this mode.
PWM center-aligned mode
Center-aligned mode is active when the CMS bits in TIMx_CR1 register are different from
'00 (all the remaining configurations having the same effect on the ocxref/OCx signals). The
compare flag is set when the counter counts up, when it counts down or both when it counts
up and down depending on the CMS bits configuration. The direction bit (DIR) in the
TIMx_CR1 register is updated by hardware and must not be changed by software. Refer to
the Center-aligned mode (up/down counting) on page
295.
0 1
Counter register
OCxREF
CCRx=4
CCxIF
OCxREF
CCRx=8
CCxIF
OCxREF
'1
CCRx>8
CCxIF
'0
OCxREF
CCRx=0
CCxIF
Doc ID 018940 Rev 1
General-purpose timers (TIM2 and TIM3)
Figure 121 shows some edge-aligned
2 3 4 5 6 7
300.
Section :
8 0 1
Downcounting
313/742