Table of Contents
Advertisement
General-purpose I/Os (GPIO)
Table 21.
GPIO register map and reset values (continued)
Offset
Register
GPIOx_PUPDR
(where x = B..D, F)
0x0C
Reset value
GPIOx_IDR
(where x = A..D, F)
0x10
Reset value
GPIOx_ODR
(where x = A..D, F)
0x14
Reset value
GPIOx_BSRR
(where x = A..D, F)
0x18
Reset value
GPIOx_LCKR (where
x = A..B)
0x1C
Reset value
GPIOx_AFRL
(where x = A..B)
0x20
Reset value
GPIOx_AFRH
(where x = A..B)
0x24
Reset value
GPIOx_BRR
(where x = A..G)
0x28
Reset value
Refer to
134/742
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
AFRL7[3:0]
AFRL6[3:0]
0
0
0
0
0
0
0
0
AFRH15[3:0] AFRH14[3:0] AFRH13[3:0] AFRH12[3:0] AFRH11[3:0] AFRH10[3:0] AFRH9[3:0]
0
0
0
0
0
0
0
0
Section 2.2.2 on page 37
Doc ID 018940 Rev 1
0
0
0
0
0
0
0
0
0
x
0
0
0
0
0
0
0
0
0
0
0
0
AFRL5[3:0]
AFRL4[3:0]
AFRL3[3:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
for the register boundary addresses.
0
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
AFRL2[3:0]
AFRL1[3:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0091
0
0
0
0
0
0
x
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
AFRL0[3:0]
0
0
0
0
0
0
AFRH8[3:0]
0
0
0
0
0
0
0
0
0
0
0
0
Advertisement
Table of Contents
Need help?
Do you have a question about the STM32F05 series and is the answer not in the manual?
Questions and answers