HDMI-CEC controller (HDMI-CEC)
Table 103. Error handling timing parameters
Time
T
s
T
1
T
n1
T
2
T
ns
T
3
T
n0
T
4
T
5
T
nf
T
6
706/742
RXTOL
ms
x
0
1
0.3
0
0.4
x
0.6
0
0.8
1
0.9
x
1.05
1
1.2
0
1.3
x
1.5
0
1.7
1
1.8
1
1.85
0
2.05
x
2.4
0
2.75
1
2.95
Doc ID 018940 Rev 1
Description
Bit start event.
The earliest time for a low - high transition when
indicating a logical 1.
The nominal time for a low - high transition when
indicating a logical 1.
The latest time for a low - high transition when
indicating a logical 1.
Nominal sampling time.
The earliest time a device is permitted return to a
high impedance state (logical 0).
The nominal time a device is permitted return to a
high impedance state (logical 0).
The latest time a device is permitted return to a high
impedance state (logical 0).
The earliest time for the start of a following bit.
The nominal data bit period.
The latest time for the start of a following bit.
RM0091
Need help?
Do you have a question about the STM32F05 series and is the answer not in the manual?