Table of Contents
Advertisement
System window watchdog (WWDG)
22.6.2
Configuration register (WWDG_CFR)
Address offset: 0x04
Reset value: 0x0000 007F
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
Res.
Res.
Res.
Res.
Bit 31:10 Reserved, must be kept at reset value.
Bit 9 EWI: Early wakeup interrupt
Bits 8:7 WDGTB[1:0]: Timer base
Bits 6:0 W[6:0]: 7-bit window value
22.6.3
Status register (WWDG_SR)
Address offset: 0x08
Reset value: 0x0000 0000
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
Res.
Res.
Res.
Res.
Bit 31:1Reserved, must be kept at reset value.
Bit 0 EWIF: Early wakeup interrupt flag
466/742
27
26
25
Res.
Res.
Res.
11
10
9
Res.
Res.
EWI
rs
When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is
only cleared by hardware after a reset.
The time base of the prescaler can be modified as follows:
00: CK Counter Clock (PCLK div 4096) div 1
01: CK Counter Clock (PCLK div 4096) div 2
10: CK Counter Clock (PCLK div 4096) div 4
11: CK Counter Clock (PCLK div 4096) div 8
These bits contain the window value to be compared to the downcounter.
27
26
25
Res.
Res.
Res.
11
10
9
Res.
Res.
Res.
This bit is set by hardware when the counter has reached the value 0x40. It must be cleared
by software by writing '0. A write of '1 has no effect. This bit is also set if the interrupt is not
enabled.
Doc ID 018940 Rev 1
24
23
22
21
Res.
Res.
Res.
Res.
8
7
6
5
WDGTB[1:0]
rw
24
23
22
21
Res.
Res.
Res.
Res.
8
7
6
5
Res.
Res.
Res.
Res.
20
19
18
17
Res.
Res.
Res.
Res.
4
3
2
1
W[6:0]
rw
20
19
18
17
Res.
Res.
Res.
Res.
4
3
2
1
Res.
Res.
Res.
Res.
RM0091
16
Res.
0
16
Res.
0
EWIF
rc_w0
Advertisement
Table of Contents
Need help?
Do you have a question about the STM32F05 series and is the answer not in the manual?
Questions and answers