STMicroelectronics STM32F05 series Reference Manual page 117

RM0091
Table 19. RCC register map and reset values (continued)
Offset Register
RCC_AHBRSTR
0x28
Reset value
RCC_CFGR2
0x2C
Reset value
RCC_CFGR3
0x30
Reset value
RCC_CR2
0x34
Reset value
Refer to
0
Section 2.2.2 on page 37
Doc ID 018940 Rev 1
Re
s
0 0 0 0 0
Re
s
X X X X X X X X
for the register boundary addresses.
Reset and clock control (RCC)
0 0
HSI14CAL[7:0] HSI14TRIM[14:0]
1 0
PREDIV[3:0]
0 0 0 0
0 0 0
0 0 0 0 0 0
117/742