Table of Contents
Advertisement
General-purpose timer (TIM14)
17.4.10
TIM14 capture/compare register 1 (TIM14_CCR1)
Address offset: 0x34
Reset value: 0x0000
15
14
13
rw
rw
rw
Bits 15:0 CCR1[15:0]: Capture/Compare 1 value
If channel CC1 is configured as output:
CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit
OC1PE). Else the preload value is copied in the active capture/compare 1 register when an
update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signaled on OC1 output.
If channel CC1is configured as input:
CCR1 is the counter value transferred by the last input capture 1 event (IC1).
17.4.11
TIM14 option register (TIM14_OR)
Address offset: 0x50
Reset value: 0x0000
15
14
13
Res.
Res.
Res.
Res.
Bits 15:1 Reserved, must be kept at reset value.
Bit 0 TI1_RMP: Timer Input 1 remap
Set and cleared by software.
0: TIM14 Channel1 is connected to the GPIO: Refer to the Alternate function mapping table
in the device datasheets.
1: the RTC_CLK is connected to the TIM14_CH1 input for calibration purposes.
372/742
12
11
10
9
rw
rw
rw
rw
12
11
10
9
Res.
Res.
Res.
Doc ID 018940 Rev 1
8
7
6
5
CCR1[15:0]
rw
rw
rw
rw
8
7
6
5
Res.
Res.
Res.
Res.
4
3
2
1
rw
rw
rw
rw
4
3
2
1
Res.
Res.
Res.
Res.
RM0091
0
rw
0
TI1_
RMP
rw
Advertisement
Table of Contents
Need help?
Do you have a question about the STM32F05 series and is the answer not in the manual?
Questions and answers