Figure 94. Counter Timing Diagram, Internal Clock Divided By 1; Figure 95. Counter Timing Diagram, Internal Clock Divided By 2; Figure 96. Counter Timing Diagram, Internal Clock Divided By 4 - STMicroelectronics STM32F05 series Reference Manual

General-purpose timers (TIM2 and TIM3)

Figure 94. Counter timing diagram, internal clock divided by 1

Figure 95. Counter timing diagram, internal clock divided by 2

Figure 96. Counter timing diagram, internal clock divided by 4

296/742
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
CK_INT
CNT_EN
TImer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
Doc ID 018940 Rev 1
31 32 33 34 35 36 00 01 02 03 04 05 06 07
0034 0035 0036 0000 0001 0002 0003
0035 0036
RM0091
0000 0001