STMicroelectronics STM32F05 series Reference Manual page 628

Universal synchronous asynchronous receiver transmitter (USART)
Bit 6 TC: Transmission complete
Note: If TE bit is reset and no transmission is on going, the TC bit will be set immediately.
Bit 5 RXNE: Read data register not empty
Bit 4 IDLE: Idle line detected
Note: 1. The IDLE bit will not be set again until the RXNE bit has been set (i.e. a new idle line
Bit 3 ORE: Overrun error
Note: 1. When this bit is set, the RDR register content is not lost but the shift register is
628/742
This bit is set by hardware if the transmission of a frame containing data is complete and if
TXE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is cleared by
software, writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR
register.
An interrupt is generated if TCIE=1 in the USART_CR1 register.
0: Transmission is not complete
1: Transmission is complete
This bit is set by hardware when the content of the RDR shift register has been transferred
to the USART_RDR register. It is cleared by a read to the USART_RDR register. The RXNE
flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.
An interrupt is generated if RXNEIE=1 in the USART_CR1 register.
0: Data is not received
1: Received data is ready to be read.
This bit is set by hardware when an Idle Line is detected. An interrupt is generated if
IDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in
the USART_ICR register.
0: No Idle line is detected
1: Idle line is detected
occurs).
2. If mute mode is enabled (MME=1), IDLE is set if the USART is not mute (RWU=0),
whatever the mute mode selected by the WAKE bit. If RWU=1, IDLE is not set.
This bit is set by hardware when the data currently being received in the shift register is
ready to be transferred into the RDR register while RXNE=1. It is cleared by a software,
writing 1 to the ORECF, in the USART_ICR register.
An interrupt is generated if RXNEIE=1 or EIE = 1 in the USART_CR1 register.
0: No overrun error
1: Overrun error is detected
overwritten. An interrupt is generated if the ORE flag is set during multi buffer
communication if the EIE bit is set.
2. This bit is permanently forced to 0 (no overrun detection) when the OVRDIS bit is set
in the USART_CR3 register.
Doc ID 018940 Rev 1
RM0091