Figure 218. Transfer Bus Diagrams For I2C Master Receiver - STMicroelectronics STM32F05 series Reference Manual

Inter-integrated circuit (I

Figure 218. Transfer bus diagrams for I2C master receiver

Example I2C master receiver 2 bytes, automatic end mode (STOP)
NBYTES
INIT: program Slave address, program NBYTES = 2, AUTOEND=1, set START
EV1: RXNE ISR: rd data1
EV2: RXNE ISR: rd data2
Example I2C master receiver 2 bytes, software end mode (RESTART)
INIT
NBYTES
xx
INIT: program Slave address, program NBYTES = 2, AUTOEND=0, set START
EV1: RXNE ISR: rd data1
EV2: RXNE ISR: read data2
EV3: TC ISR: program Slave address, program NBYTES = N, set START
498/742
2
C) interface
data1
S Address A
INIT
xx 2
RXNE
data1
S Address A A
EV1
2
Doc ID 018940 Rev 1
RXNE RXNE
data2
P
A NA
EV1 EV2
RXNE TC
data2
NA
ReS Address
EV2
N
RM0091
legend:
transmission
reception
SCL stretch
legend:
transmission
reception
SCL stretch
MS19865V1