Table 2.
STM32F05xxx memory map and peripheral register boundary addresses
Bus
Boundary address
0x4001 5C00 - 0x4001 7FFF
0x4001 5800 - 0x4001 5BFF
0x4001 4C00 - 0x4001 57FF
0x4001 4800 - 0x4001 4BFF
0x4001 4400 - 0x4001 47FF
0x4001 4000 - 0x4001 43FF
0x4001 3C00 - 0x4001 3FFF
0x4001 3800 - 0x4001 3BFF
APB
0x4001 3400 - 0x4001 37FF
0x4001 3000 - 0x4001 33FF
0x4001 2C00 - 0x4001 2FFF
0x4001 2800 - 0x4001 2BFF
0x4001 2400 - 0x4001 27FF
0x4001 0800 - 0x4001 23FF
0x4001 0400 - 0x4001 07FF
0x4001 0000 - 0x4001 03FF
0x4000 8000 - 0x4000 FFFF
38/742
Size
Peripheral
9 KB
Reserved
1 KB
DBGMCU
3 KB
Reserved
1 KB
TIM17
1 KB
TIM16
1 KB
TIM15
1 KB
Reserved
1 KB
USART1
1 KB
Reserved
1 KB
SPI1/I2S1
1 KB
TIM1
1 KB
Reserved
1 KB
ADC
7 KB
Reserved
1 KB
EXTI
1 KB
SYSCFG + COMP
32 KB
Reserved
Doc ID 018940 Rev 1
RM0091
Peripheral register map
Section 18.6.16 on page 438
Section 18.6.16 on page 438
Section 18.5.18 on page 420
Section 25.7.12 on page 633
Section 26.7.10 on page 680
Section 15.4.21 on page 290
Section 12.12.11 on page 203
Section 11.3.7 on page 181
Section 9.1.7 on page 140
Section 14.4.2 on page 222
Need help?
Do you have a question about the STM32F05 series and is the answer not in the manual?
Questions and answers