Table of Contents
Advertisement
21.3.11 FSI Flash Memory Size Register (FSISR)
FSISR sets the size of SPI flash memory. The host input address range will be determined based
on the size set in this register. Note that the host input address should not be greater than the SPI
flash memory capacity. During FSI operation (in the state where FSIE or FSILIE is set), do not
change the setting in this register.
Bit
Bit Name
7 to 2
1
FSIMS1
0
FSIMS0
R/W
Initial
Value
EC
Host Description
All 0
R/W
0
R/W
0
R/W
Reserved
The initial value should not be changed.
These bits specify the SPI flash memory size.
00: 1 MB
01: 2 MB
10: 4 MB
11: 8 MB
Rev. 1.00 May 09, 2008 Page 661 of 954
Section 21 FSI Interface
REJ09B0462-0100
Advertisement
Table of Contents
