Section 4 Resets
Note that some registers are not initialized by any of the resets. The following describes the CPU
internal registers.
The PC, one of the CPU internal registers, is initialized by loading the start address from vector
addresses with the reset exception handling. At this time, the T bit in EXR is cleared to 0 and the I
bits in EXR and CCR are set to 1. The general registers and other bits in CCR are not initialized.
The initial value of the SP (ER7) is undefined. The SP should be initialized using the MOV.L
instruction immediately after a reset. For details, see section 2, CPU. For other registers that are
not initialized by a reset, see register descriptions in each section.
When a reset is canceled, the reset exception handling is started. For the reset exception handling,
see section 5.3, Reset.
4.2
Input/Output Pin
Table 4.2 shows the pin related to resets.
Table 4.2
Pin Configuration
Pin Name
Reset
Rev. 1.00 May 09, 2008 Page 76 of 954
REJ09B0462-0100
Symbol
RES
I/O
Input
Function
Reset input