Register Descriptions - Renesas H8S/2100 Series Hardware Manual

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 10 16-Bit Timer Pulse Unit (TPU)
10.3

Register Descriptions

The TPU has the following registers.
Table 10.3 Register Configuration
Channel Register Name
Channel 0
Timer control register_0
Timer mode register_0
Timer I/O control register H_0
Timer I/O control register L_0
Timer interrupt enable register_0
Timer status register_0
Timer counter_0
Timer general register A_0
Timer general register B_0
Timer general register C_0
Timer general register D_0
Channel 1
Timer control register_1
Timer mode register_1
Timer I/O control register _1
Timer interrupt enable register_1
Timer status register_1
Timer counter_1
Timer general register A_1
Timer general register B_1
Channel 2
Timer control register_2
Timer mode register_2
Timer I/O control register_2
Timer interrupt enable register_2
Timer status register_2
Timer counter_2
Rev. 1.00 May 09, 2008 Page 228 of 954
REJ09B0462-0100
Abbreviation R/W
TCR_0
R/W
TMDR_0
R/W
TIORH_0
R/W
TIORL_0
R/W
TIER_0
R/W
TSR_0
R/W
TCNT_0
R/W
TGRA_0
R/W
TGRB_0
R/W
TGRC_0
R/W
TGRD_0
R/W
TCR_1
R/W
TMDR_1
R/W
TIOR_1
R/W
TIER_1
R/W
TSR_1
R/W
TCNT_1
R/W
TGRA_1
R/W
TGRB_1
R/W
TCR_2
R/W
TMDR_2
R/W
TIOR_2
R/W
TIER_2
R/W
TSR_2
R/W
TCNT_2
R/W
Initial
Data Bus
Value
Address
Width
H'00
H'FE50
8
H'C0
H'FE51
8
H'00
H'FE52
8
H'00
H'FE53
8
H'40
H'FE54
8
H'C0
H'FE55
8
H'0000 H'FE56
16
H'FFFF H'FE58
16
H'FFFF H'FE5A 16
H'FFFF H'FE5C 16
H'FFFF H'FE5E 16
H'00
H'FD40
8
H'C0
H'FD41
8
H'00
H'FD42
8
H'40
H'FD44
8
H'C0
H'FD45
8
H'0000 H'FD46
16
H'FFFF H'FD48
16
H'FFFF H'FD4A 16
H'00
H'FE70
8
H'C0
H'FE71
8
H'00
H'FE72
8
H'40
H'FE74
8
H'C0
H'FE75
8
H'0000 H'FE76
16

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents