Table of Contents
Advertisement
(3)
PG5/SCLC/ExIRQ13
The pin function is switched as shown below according to the combination of the ICE bit in ICCR
of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG5DDR bit. When the ISS13 bit in
ISSR16 is set to 1 and the IRQ13E bit in IER16 of the interrupt controller is set to 1, this pin can
be used as the ExIRQ13 input pin. SCLC_EN in the following table is expressed by following
logical expression.
SCLC_EN = ICE·IIC2BS·IIC2AS
SCLC_EN
PG5DDR
Pin function
Note: The output format for SCLC is NMOS output only, and direct bus drive is possible. When
this pin is used as the PG5 output pin, the output format is NMOS push-pull.
(4)
PG4/SDAC/ExIRQ12
The pin function is switched as shown below according to the combination of the ICE bit in ICCR
of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG4DDR bit. When the ISS12 bit in
ISSR16 is set to 1 and the IRQ12E bit in IER16 of the interrupt controller is set to 1, this pin can
be used as the ExIRQ12 input pin. SDAC_EN in the following table is expressed by the following
logical expression.
SDAC_EN = ICE·IIC2BS·IIC2AS
SDAC_EN
PG4DDR
Pin function
Note: The output format for SDAC is NMOS output only, and direct bus drive is possible. When
this pin is used as the PG4 output pin, the output format is NMOS push-pull.
0
0
PG5 input pin
0
0
PG4 input pin
1
PG5 output pin
ExIRQ13 input pin
1
PG4 output pin
ExIRQ12 input pin
Rev. 1.00 May 09, 2008 Page 189 of 954
Section 8 I/O Ports
1
SCLC I/O pin
1
SDAC I/O pin
REJ09B0462-0100
Advertisement
Table of Contents
