Renesas H8S/2100 Series Hardware Manual page 405

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Table 14.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)
17.2032
Bit Rate
Error
(bit/s)
n
N
(%)
110
3
75
0.48
150
2
223 0.00
300
2
111 0.00
600
1
223 0.00
1200
1
111 0.00
2400
0
223 0.00
4800
0
111 0.00
9600
0
55
0.00
19200
0
27
0.00
31250
0
16
1.20
38400
0
16
0.00
[Legend]
:
Can be set, but there will be a degree of error.
Table 14.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)
Maximum
Bit Rate
φ (MHz)
(bit/s)
8
250000
9.8304
307200
10
312500
12
375000
12.288
384000
14
437500
Operating Frequency f (MHz)
18
Error
n
N
(%)
n
3
79
–0.12 3
2
233
0.16
2
2
116
0.16
2
1
233
0.16
1
1
116
0.16
1
0
233
0.16
0
0
116
0.16
0
0
58
–0.69 0
0
28
1.02
0
0
17
0.00
0
0
14
–2.34 0
n
N
0
0
0
0
0
0
0
0
0
0
0
0
Section 14 Serial Communication Interface (SCI)
19.6608
20
Error
N
(%)
n N
86
0.31
3 88
255 0.00
3 64
127 0.00
2 129
255 0.00
2 64
127 0.00
1 129
255 0.00
1 64
127 0.00
0 129
63
0.00
0 64
31
0.00
0 32
19
–1.70 0 19
15
0.00
0 15
Maximum Bit
φ (MHz)
Rate (bit/s)
14.7456
460800
16
500000
17.2032
537600
18
562500
19.6608
614400
20
625000
25
781250
Rev. 1.00 May 09, 2008 Page 379 of 954
25
Error
Error
(%)
n
N
(%)
–0.25 3
110 –0.02
0.16
3
80
0.47
0.16
2
162 –0.15
0.16
2
80
0.47
0.16
1
162 –0.15
0.16
1
80
0.47
0.16
0
162 –0.15
0.16
0
80
0.47
–1.36 0
40
–0.76
0.00
0
24
0.00
1.73
0
19
1.73
n
N
0
0
0
0
0
0
0
0
0
0
0
0
0
0
REJ09B0462-0100

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents