Effective Address Calculation - Renesas H8S/2100 Series Hardware Manual

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 2 CPU
2.7.9

Effective Address Calculation

Table 2.13 indicates how effective addresses (EA) are calculated in each addressing mode.
Table 2.13 Effective Address Calculation (1)
Addressing Mode and Instruction Format
Register direct(Rn)
Register indirect(@ERn)
Register indirect with post-increment or
pre-decrement
•Register indirect with post-increment @ERn+
•Register indirect with pre-decrement @-ERn
Rev. 1.00 May 09, 2008 Page 58 of 954
REJ09B0462-0100
Effective Address Calculation
General register contents
General register contents
Sign extension
General register contents
1, 2, or 4
General register contents
1, 2, or 4
Operand Size
Byte
Word
Longword
Effective Address (EA)
Operand is general register contents.

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents