Renesas H8S/2100 Series Hardware Manual page 548

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

2
Section 17 I
C Bus Interface (IIC)
SDA
SCL
1–7
S
SLA
2
Table 17.7 I
C Bus Data Format Symbols
Legend
S
Start condition. The master device drives SDA from high to low while SCL is high
SLA
Slave address. The master device selects the slave device.
R/W
Indicates the direction of data transfer: from the slave device to the master device
when R/W is 1, or from the master device to the slave device when R/W is 0
A
Acknowledge. The receiving device drives SDA low to acknowledge a transfer. (The
slave device returns acknowledge in master transmit mode, and the master device
returns acknowledge in master receive mode.)
DATA
Transferred data. The bit length of transferred data is set with the BC2 to BC0 bits in
ICMR. The MSB first or LSB first is switched with the MLS bit in ICMR.
P
Stop condition. The master device drives SDA from low to high while SCL is high
Rev. 1.00 May 09, 2008 Page 522 of 954
REJ09B0462-0100
8
9
1–7
R/W
A
DATA
Figure 17.5 I
8
9
1–7
A
2
C Bus Timing
8
9
DATA
A/A
P

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents