Renesas H8S/2100 Series Hardware Manual page 290

6-bit single-chip microcomputer

Hide thumbs Also See for H8S/2100 Series:

Table of Contents

Section 10 16-Bit Timer Pulse Unit (TPU)

(b) When TGR is an input capture register

Figure 10.20 shows an operation example in which TGRA has been designated as an input capture

TGRA input capture has been set for TCNT, and both rising and falling edges have been selected

as the TIOCA pin input capture input edge. As buffer operation has been set, when the TCNT

value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA

is simultaneously transferred to TGRC.

Rev. 1.00 May 09, 2008 Page 264 of 954

REJ09B0462-0100

Figure 10.20 Example of Buffer Operation (2)