Pulse Division Mode - Renesas H8S/2100 Series Hardware Manual

6-bit single-chip microcomputer

Hide thumbs Also See for H8S/2100 Series:

Table of Contents

Section 9 8-Bit PWM Timer (PWMU)

Pulse Division Mode

In pulse division mode, the higher-order four bits in PWMREG specify the duty cycle of the basic

pulse as 0/16 to 15/16 with a resolution of 1/16. The following shows the duty cycle of the basic

Table 9.10 Basic Pulse Duty Cycle

Upper 4 bits

Rev. 1.00 May 09, 2008 Page 218 of 954

REJ09B0462-0100

Basic Pulse Waveform (Internal)

0 1 2 3 4 5 6 7 8 9 A B C D E F