Register Configuration; Descriptions Of Registers Of The Flash Memory; Flash Memory Control Register 1 (Flmcr1) - Renesas H8 Series Hardware Manual

8-bit single-chip microcomputer
Hide thumbs Also See for H8 Series:
Table of Contents

Advertisement

Section 6 ROM
6.5.4

Register Configuration

Table 6.5 lists the register configuration to control the flash memory when the built in flash
memory is effective.
Table 6.5
Register Configuration
Register Name
Flash memory control register 1
Flash memory control register 2
Flash memory power control register
Erase block register
Flash memory enable register
Note: FLMCR1, FLMCR2, FLPWCR, EBR, and FENR are 8 bit registers. Only byte access is
enabled which are two-state access. These registers are dedicated to the product in which
flash memory is included. The product in which PROM or ROM is included does not have
these registers. When the corresponding address is read in these products, the value is
undefined. A write is disabled.
6.6

Descriptions of Registers of the Flash Memory

6.6.1

Flash Memory Control Register 1 (FLMCR1)

Bit
7
Initial value
0
Read/Write
FLMCR1 is a register that makes the flash memory change to program mode, program-verify
mode, erase mode, or erase-verify mode. For details on register setting, refer to section 6.8, Flash
Memory Programming/Erasing. By setting this register, the flash memory enters program mode,
erase mode, program-verify mode, or erase-verify mode. Read the data in the state that bits 6 to 0
of this register are cleared when using flash memory as normal built-in ROM.
Bit 7—Reserved
This bit is always read as 0 and cannot be modified.
Rev. 7.00 Mar 10, 2005 page 158 of 652
REJ09B0042-0700
Abbreviation
FLMCR1
FLMCR2
FLPWCR
EBR
FENR
6
5
SWE
ESU
PSU
0
0
R/W
R/W
R/W
R/W
Initial Value
R/W
H'00
R
H'00
R/W
H'00
R/W
H'00
R/W
H'00
4
3
2
EV
PV
0
0
0
R/W
R/W
Address
H'F020
H'F021
H'F022
H'F023
H'F02B
1
0
E
P
0
0
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents