Renesas H8S/2100 Series Hardware Manual page 742

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 24 Flash Memory
Mode pins
[Legend]
FCCS:
Flash code control/status register
FPCS:
Flash program code select register
FECS:
Flash erase code select register
FKEY:
Flash key code register
FMATS: Flash MAT select register
FTDAR: Flash transfer destination address register
Note: To read/write the registers above, the FLSHE bit in the serial timer control register (STCR)
must be set to 1.
Rev. 1.00 May 09, 2008 Page 716 of 954
REJ09B0462-0100
Internal address bus
Internal data bus (16 bits)
FCCS
FPCS
FECS
Control unit
FKEY
FTDAR
FMATS
Operating
mode
Figure 24.1 Block Diagram of Flash Memory
Memory MAT unit
User MAT: 96 kbytes
User boot MAT: 8 kbytes
Flash memory

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents