Renesas H8S/2100 Series Hardware Manual page 636

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 20 LPC Interface (LPC)
• STR3 (TWRE = 0 and SELSTR3 = 1)
Bit
Bit Name Initial Value Slave Host Description
7
DBU37
0
6
DBU36
0
5
DBU35
0
4
DBU34
0
3
C/D3
0
2
DBU32
0
1
IBF3
0
0
OBF3
0
Note:
Only 0 can be written to clear the flag.
*
Rev. 1.00 May 09, 2008 Page 610 of 954
REJ09B0462-0100
R/W
R/W
R
Defined by User
R/W
R
The user can use these bits as necessary.
R/W
R
R/W
R
R
R
Command/Data Flag
When the host writes to IDR3, bit 2 of the I/O
address is written into this bit to indicate whether
IDR3 contains data or a command.
0: Content of input data register (IDR3) is a data
1: Content of input data register (IDR3) is a
command
R/W
R
Defined by User
The user can use this bit as necessary.
R
R
Input Buffer Full
This bit is an internal interrupt source to the slave
(this LSI).
0: [Clearing condition]
When the slave reads IDR3
1: [Setting condition]
When the host writes to IDR3 in I/O write cycle
R/(W)* R
Output Buffer Full
0: [Clearing conditions]
When the host reads ODR3 in I/O read cycle
When the slave writes 0 to the OBF3 bit
1: [Setting condition]
When the slave writes to ODR3

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents