Renesas H8S/2100 Series Hardware Manual page 401

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Bit
Bit Name
3
PER
2
TEND
1
MPB
0
MPBT
Notes: 1. Only 0 can be written to clear the flag.
2. etu: Element Time Unit (time taken to transfer one bit)
Initial Value
R/W
0
R/(W)*
1
R
0
R
0
R/W
Section 14 Serial Communication Interface (SCI)
Description
1
Parity Error
[Setting condition]
When a parity error is detected during reception
[Clearing condition]
When 0 is written to PER after reading PER = 1
Transmit End
TEND is set to 1 when the receiving end
acknowledges no error signal and the next
transmit data is ready to be transferred to TDR.
[Setting conditions]
When both TE and EPS in SCR are 0
When ERS = 0 and TDRE = 1 after a specified
time passed after the start of 1-byte data transfer.
The set timing depends on the register setting as
follows.
When GM = 0 and BLK = 0, 2.5 etu*
transmission start
When GM = 0 and BLK = 1, 1.5 etu*
transmission start
When GM = 1 and BLK = 0, 1.0 etu*
transmission start
When GM = 1 and BLK = 1, 1.0 etu*
transmission start
[Clearing condition]
When 0 is written to TDRE after reading TDRE = 1
Multiprocessor Bit
Not used in smart card interface mode.
Multiprocessor Bit Transfer
Write 0 to this bit in smart card interface mode.
Rev. 1.00 May 09, 2008 Page 375 of 954
2
after
2
after
2
after
2
after
REJ09B0462-0100

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents