Sign In
Upload
Manuals
Brands
Renesas Manuals
Computer Hardware
H8S/2112R
Renesas H8S/2112R Manuals
Manuals and User Guides for Renesas H8S/2112R. We have
1
Renesas H8S/2112R manual available for free PDF download: Hardware Manual
Renesas H8S/2112R Hardware Manual (984 pages)
6-Bit Single-Chip Microcomputer
Brand:
Renesas
| Category:
Computer Hardware
| Size: 6.16 MB
Table of Contents
Table of Contents
9
Section 1 Overview
27
Features
27
Applications
27
Overview of Functions
28
List of Products
33
Block Diagram
34
Pin Descriptions
35
Pin Assignments
35
Pin Assignment in each Operating Mode
38
Pin Functions
45
Section 2 CPU
55
Features
55
Differences between H8S/2600 CPU and H8S/2000 CPU
56
CPU Operating Modes
57
Address Space
59
Registers
60
General Registers
61
Program Counter (PC)
62
Extended Control Register (EXR)
62
Condition-Code Register (CCR)
63
Initial Values of CPU Registers
64
Data Formats
65
General Register Data Formats
65
Memory Data Formats
67
Instruction Set
68
Table of Instructions Classified by Function
69
Basic Instruction Formats
79
Addressing Modes and Effective Address Calculation
80
Register DirectRn
80
Register Indirect@Ern
80
Register Indirect with Displacement@(D:16, Ern) or @(D:32, Ern)
81
Register Indirect with Post-Increment or Pre-Decrement@Ern+ or @-Ern
81
Absolute Address@Aa:8, @Aa:16, @Aa:24, or @Aa:32
81
Immediate#XX:8, #XX:16, or #XX:32
82
Program-Counter Relative@(D:8, PC) or @(D:16, PC)
82
Memory Indirect@@Aa:8
83
Effective Address Calculation
84
Processing States
86
Usage Note
88
TAS Instruction
88
STM/LDM Instruction
88
Notes on Using the Bit Operation Instruction
88
EEPMOV Instruction
89
Section 3 MCU Operating Modes
91
Operating Mode Selection
91
Register Descriptions
92
Mode Control Register (MDCR)
92
System Control Register (SYSCR)
93
Serial Timer Control Register (STCR)
95
System Control Register 3 (SYSCR3)
97
Port Control Register 2 (PTCNT2)
98
Operating Mode Descriptions
99
Mode 2
99
Address Map
99
Section 4 Resets
101
Types of Resets
101
Input/Output Pin
102
Register Descriptions
103
Reset Status Register (RSTSR)
103
System Control Register (SYSCR)
104
Timer Control/Status Register (TCSR)
106
Pin Reset
109
Power-On Reset
110
Watchdog Timer Reset
111
Determination of Reset Generation Source
111
Section 5 Exception Handling
113
Exception Handling Types and Priority
113
Exception Sources and Exception Vector Table
114
Reset
117
Reset Exception Handling
117
Interrupts Immediately after Reset
118
On-Chip Peripheral Modules after Reset Is Cancelled
118
Interrupt Exception Handling
119
Trap Instruction Exception Handling
119
Stack Status after Exception Handling
120
Usage Note
121
Section 6 Interrupt Controller
123
Features
123
Input/Output Pins
125
Register Descriptions
126
Interrupt Control Registers a to D (ICRA to ICRD)
127
Address Break Control Register (ABRKCR)
129
Break Address Registers a to C (BARA to BARC)
130
IRQ Sense Control Registers (ISCR16H, ISCR16L, ISCRH, ISCRL)
131
IRQ Enable Registers (IER16, IER)
134
IRQ Status Registers (ISR16, ISR)
135
IRQ Sense Port Select Registers 16 (ISSR16) IRQ Sense Port Select Registers (ISSR)
137
Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMIMRB) Wake-Up Event Interrupt Mask Registers (WUEMRA, WUEMRB)
138
Wake-Up Sense Control Register (WUESCRA, WUESCRB) Wake-Up Input Interrupt Status Register (WUESRA, WUESRB) Wake-Up Enable Register (WUEER)
142
Interrupt Sources
145
External Interrupt Sources
145
Internal Interrupt Sources
148
Interrupt Exception Handling Vector Tables
149
Interrupt Control Modes and Interrupt Operation
157
Interrupt Control Mode 0
159
Interrupt Control Mode 1
161
Interrupt Exception Handling Sequence
164
Interrupt Response Times
165
Address Breaks
166
Features
166
Block Diagram
166
Operation
167
Usage Notes
167
Usage Notes
169
Conflict between Interrupt Generation and Disabling
169
Instructions for Disabling Interrupts
170
Interrupts During Execution of EEPMOV Instruction
170
Vector Address Switching
170
External Interrupt Pin in Software Standby Mode and Watch Mode
171
Noise Canceler Switching
171
IRQ Status Register (ISR)
171
Section 7 Bus Controller (BSC)
173
Register Descriptions
173
Bus Control Register (BCR)
173
Wait State Control Register (WSCR)
174
Section 8 I/O Ports
175
Register Descriptions
182
Data Direction Register (Pnddr) (N = 1 to 6, 8, 9, a to D, and F to H)
183
Data Register (Pndr) (N = 1 to 6, 8, and 9)
184
Input Data Register (Pnpin) (N = 1 to 9 and a to J)
184
Pull-Up MOS Control Register (Pnpcr) (N = 1 to 3, 6, 9, B to D, F, and H)
185
Output Data Register (Pnodr) (N = a to D and F to H)
186
Noise Canceler Enable Register (Pnnce) (N = 4, 6, C, and G)
187
Noise Canceler Decision Control Register (Pnncmc) (N = 4, 6, C, and G)
187
Noise Cancel Cycle Setting Register (Pnnccs) (N = 4, 6, C, and G)
188
Port Nch-OD Control Register (Pnnocr) (N = C, D, F, G, and H)
189
MOS State of Output Buffer
190
Pin Functions
191
Port 1
191
Port 2
191
Port 3
192
Port 4
193
Port 5
196
Port 6
197
Port 7
198
Port 8
198
Port 9
201
Port a
202
Port B
203
Port C
206
Port D
210
Port E
211
Port F
212
Port G
214
Port H
218
Change of Peripheral Function Pins
219
Port Control Register 0 (PTCNT0)
219
Port Control Register 1 (PTCNT1)
220
Port Control Register 2 (PTCNT2)
221
Section 9 8-Bit PWM Timer (PWMU)
223
Features
223
Input/Output Pins
225
Register Descriptions
226
PWM Clock Control Register (PWMCKCR)
228
PWM Output Control Register B (PWMOUTCR)
228
PWM Mode Control Register C (PWMMDCR)
231
PWM Phase Control Register (PWMPCR)
232
PWM Prescaler Latch Register (PRELAT)
233
PWM Duty Setting Latch Register (REGLAT)
234
PWM Prescaler Registers 0 to 5 (PWMPRE0 to PWMPRE5)
235
PWM Duty Setting Registers 0 to 5 (PWMREG0 to PWMREG5)
238
Operation
240
Single-Pulse Mode (8 Bits, 12 Bits, and 16 Bits)
240
Pulse Division Mode
244
Usage Note
247
Setting Module Stop Mode
247
Note on Using 16-Bit/12-Bit Single-Pulse PWM Timer
247
Section 10 16-Bit Timer Pulse Unit (TPU)
249
Features
249
Input/Output Pins
253
Register Descriptions
254
Timer Control Register (TCR)
255
Timer Mode Register (TMDR)
259
Timer I/O Control Register (TIOR)
261
Timer Interrupt Enable Register (TIER)
270
Timer Status Register (TSR)
272
Timer Counter (TCNT)
275
Timer General Register (TGR)
275
Timer Start Register (TSTR)
275
Timer Synchro Register (TSYR)
276
Interface to Bus Master
277
16-Bit Registers
277
Operation
279
Basic Functions
279
Synchronous Operation
285
Buffer Operation
287
PWM Modes
291
Phase Counting Mode
295
Interrupts
300
Interrupt Source and Priority
300
A/D Converter Activation
301
Operation Timing
302
Input/Output Timing
302
Interrupt Signal Timing
306
Usage Notes
309
Input Clock Restrictions
309
Caution on Period Setting
309
Conflict between TCNT Write and Clear Operations
310
Conflict between TCNT Write and Increment Operations
310
Conflict between TGR Write and Compare Match
311
Conflict between Buffer Register Write and Compare Match
311
Conflict between TGR Read and Input Capture
312
Conflict between TGR Write and Input Capture
312
Conflict between Buffer Register Write and Input Capture
313
10.8.10 Conflict between Overflow/Underflow and Counter Clearing
314
10.8.11 Conflict between TCNT Write and Overflow/Underflow
314
10.8.12 Multiplexing of I/O Pins
315
10.8.13 Module Stop Mode Setting
315
Section 11 16-Bit Cycle Measurement Timer (TCM)
317
Features
317
Input/Output Pins
319
Register Descriptions
320
TCM Timer Counter (TCMCNT)
321
TCM Cycle Upper Limit Register (TCMMLCM)
321
TCM Cycle Lower Limit Register (TCMMINCM)
322
TCM Input Capture Register (TCMICR)
322
TCM Input Capture Buffer Register (TCMICRF)
322
TCM Status Register (TCMCSR)
323
TCM Control Register (TCMCR)
325
TCM Interrupt Enable Register (TCMIER)
327
Operation
329
Timer Mode
329
Cycle Measurement Mode
331
Interrupt Sources
336
Usage Notes
337
Conflict between TCMCNT Write and Count-Up Operation
337
Conflict between TCMMLCM Write and Compare Match
337
Conflict between TCMICR Read and Input Capture
338
Conflict between Edge Detection in Cycle Measurement Mode and Writing to TCMMLCM or TCMMINCM
338
Conflict between Edge Detection in Cycle Measurement Mode and Clearing of TCMMDS Bit in TCMCR
339
Settings of TCMCKI and TCMMCI
339
Setting for Module Stop Mode
339
Section 12 8-Bit Timer (TMR)
341
Features
341
Input/Output Pins
344
Register Descriptions
345
Timer Counter (TCNT)
347
Time Constant Register a (TCORA)
347
Time Constant Register B (TCORB)
347
Timer Control Register (TCR)
348
Timer Control/Status Register (TCSR)
352
Time Constant Register C (TCORC)
357
Input Capture Registers R and F (TICRR and TICRF)
357
Timer Connection Register I (TCONRI)
358
Timer Connection Register S (TCONRS)
358
Timer XY Control Register (TCRXY)
359
Operation
360
Pulse Output
360
Operation Timing
361
TCNT Count Timing
361
Timing of CMFA and CMFB Setting at Compare-Match
362
Timing of Timer Output at Compare-Match
362
Timing of Counter Clear at Compare-Match
363
TCNT External Reset Timing
363
Timing of Overflow Flag (OVF) Setting
364
TMR_0 and TMR_1 Cascaded Connection
365
16-Bit Count Mode
365
Compare-Match Count Mode
365
TMR_Y and TMR_X Cascaded Connection
366
16-Bit Count Mode
366
Compare-Match Count Mode
366
Input Capture Operation
367
Interrupt Sources
369
Usage Notes
370
Conflict between TCNT Write and Counter Clear
370
Conflict between TCNT Write and Count-Up
370
Conflict between TCOR Write and Compare-Match
371
Conflict between Compare-Matches a and B
371
Switching of Internal Clocks and TCNT Operation
372
Mode Setting with Cascaded Connection
374
Module Stop Mode Setting
374
Section 13 Watchdog Timer (WDT)
375
Features
375
Input/Output Pins
377
Register Descriptions
377
Timer Counter (TCNT)
378
Timer Control/Status Register (TCSR)
378
Operation
382
Watchdog Timer Mode
382
Interval Timer Mode
383
Interrupt Sources
384
Usage Notes
385
Notes on Register Access
385
Conflict between Timer Counter (TCNT) Write and Increment
386
Changing Values of CKS2 to CKS0 Bits
386
Changing Value of PSS Bit
386
Switching between Watchdog Timer Mode and Interval Timer Mode
386
Section 14 Serial Communication Interface (SCI)
387
Features
387
Input/Output Pins
389
Register Descriptions
389
Receive Shift Register (RSR)
390
Receive Data Register (RDR)
390
Transmit Data Register (TDR)
390
Transmit Shift Register (TSR)
390
Serial Mode Register (SMR)
391
Serial Control Register (SCR)
395
Serial Status Register (SSR)
398
Smart Card Mode Register (SCMR)
402
Bit Rate Register (BRR)
403
Operation in Asynchronous Mode
409
Data Transfer Format
410
Receive Data Sampling Timing and Reception Margin in Asynchronous Mode
411
Clock
412
SCI Initialization (Asynchronous Mode)
413
Serial Data Transmission (Asynchronous Mode)
414
Serial Data Reception (Asynchronous Mode)
416
Multiprocessor Communication Function
420
Multiprocessor Serial Data Transmission
422
Multiprocessor Serial Data Reception
423
Operation in Clocked Synchronous Mode
426
Clock
426
SCI Initialization (Clocked Synchronous Mode)
427
Serial Data Transmission (Clocked Synchronous Mode)
428
Serial Data Reception (Clocked Synchronous Mode)
430
Simultaneous Serial Data Transmission and Reception (Clocked Synchronous Mode)
432
Smart Card Interface Description
434
Sample Connection
434
Data Format (Except in Block Transfer Mode)
435
Block Transfer Mode
436
Receive Data Sampling Timing and Reception Margin
437
Initialization
438
Serial Data Transmission (Except in Block Transfer Mode)
438
Serial Data Reception (Except in Block Transfer Mode)
442
Clock Output Control
444
Interrupt Sources
446
Interrupts in Normal Serial Communication Interface Mode
446
Interrupts in Smart Card Interface Mode
447
Usage Notes
448
Module Stop Mode Setting
448
Break Detection and Processing
448
Mark State and Break Sending
448
Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)
448
Relation between Writing to TDR and TDRE Flag
448
SCI Operations During Mode Transitions
449
Notes on Switching from SCK Pins to Port Pins
452
Note on Writing to Registers in Transmission, Reception, and Simultaneous Transmission and Reception
453
Section 15 CIR Interface
455
Features
455
Input Pins
457
Register Description
457
Receive Control Register 1 (CCR1)
458
Receive Control Register 2 (CCR2)
459
Receive Status Register (CSTR)
460
Interrupt Enable Register (CEIR)
462
Bit Rate Register (BRR)
463
Receive Data Register 0 to 7 (CIRRDR0 to CIRRDR7)
464
Header Minimum/Maximum High-Level Period Register (HHMIN and HHMAX)
464
Header Minimum/Maximum Low-Level Period Register (HLMIN/HLMAX)
466
Data Level 1 Minimum/Maximum Period Register (DT1MIN/DT1MAX)
466
Data Level 0 Minimum/Maximum Period Register (DT0MIN/DT0MAX)
467
Repeat Header Minimum/Maximum Low-Level Period Register (RMIN/RMAX)
467
Operation
468
Determination of Signal Type by Low/High-Level Period
470
Operation of FIFO Register
472
Operation in Watch Mode
473
Switching between System Clock and Sub Clock
473
Noise Canceler Circuit
474
Reset Conditions
476
Interrupt Sources
477
Usage Note
478
Section 16 Serial Communication Interface with FIFO (SCIF)
481
Features
481
Input/Output Pins
483
Register Descriptions
484
Receive Shift Register (FRSR)
485
Receive Buffer Register (FRBR)
485
Transmitter Shift Register (FTSR)
486
Transmitter Holding Register (FTHR)
486
Divisor Latch H, L (FDLH, FDLL)
486
Interrupt Enable Register (FIER)
487
Interrupt Identification Register (FIIR)
488
FIFO Control Register (FFCR)
490
Line Control Register (FLCR)
491
Modem Control Register (FMCR)
492
Line Status Register (FLSR)
494
Modem Status Register (FMSR)
498
Scratch Pad Register (FSCR)
499
SCIF Control Register (SCIFCR)
500
Operation
502
Baud Rate
502
Operation in Asynchronous Communication
503
Initialization of the SCIF
504
Data Transmission/Reception with Flow Control
507
Data Transmission/Reception through the LPC Interface
513
Interrupt Sources
516
Usage Note
516
Power-Down Mode When LCLK Is Selected for SCLK
516
Section 17 I C Bus Interface (IIC)
517
Features
517
Input/Output Pins
520
Register Descriptions
521
C Bus Data Register (ICDR)
522
Slave Address Register (SAR)
523
Second Slave Address Register (SARX)
524
C Bus Mode Register (ICMR)
526
C Bus Control Register (ICCR)
529
C Bus Status Register (ICSR)
538
C Bus Control Initialization Register (ICRES)
542
C Bus Extended Control Register (ICXR)
543
Operation
547
C Bus Data Format
547
Initialization
549
Master Transmit Operation
549
Master Receive Operation
554
Slave Receive Operation
557
Slave Transmit Operation
561
IRIC Setting Timing and SCL Control
564
Noise Canceler
566
Initialization of Internal State
566
Interrupt Sources
568
Usage Notes
569
Module Stop Mode Setting
572
Section 18 Smbus 2.0 Interface (SMBUS)
573
Features
573
Input/Output Pins
574
Register Descriptions
574
PEC Calculation Data Entry Register (PECX)
574
PEC Calculation Data Re-Entry Register (PECY)
575
PEC Calculation Result Output Register (PECZ)
575
Operation
576
Smbus 2.0 Data Format
576
Usage of PEC Calculation Module
577
Usage Notes
578
Module Stop Mode Setting
578
Section 19 Keyboard Buffer Control Unit (PS2)
579
Features
579
Input/Output Pins
581
Register Descriptions
582
Keyboard Control Register 1 (KBCR1)
583
Keyboard Buffer Control Register 2 (KBCR2)
585
Keyboard Control Register H (KBCRH)
586
Keyboard Control Register L (KBCRL)
588
Keyboard Data Buffer Register (KBBR)
590
Keyboard Buffer Transmit Data Register (KBTR)
590
Operation
591
Receive Operation
591
Transmit Operation
593
Receive Abort
594
KCLKI and KDI Read Timing
597
KCLKO and KDO Write Timing
597
KBF Setting Timing and KCLK Control
598
Receive Timing
599
Operation During Data Reception
599
KCLK Fall Interrupt Operation
600
19.4.10 First KCLK Falling Interrupt
601
Usage Notes
605
KBIOE Setting and KCLK Falling Edge Detection
605
KD Output by KDO Bit (KBCRL) and by Automatic Transmission
606
Module Stop Mode Setting
606
Medium-Speed Mode
606
Transmit Completion Flag (KBTE)
606
Section 20 LPC Interface (LPC)
607
Features
607
Input/Output Pins
610
Register Descriptions
611
Host Interface Control Registers 0 and 1 (HICR0 and HICR1)
613
Host Interface Control Registers 2 and 3 (HICR2 and HICR3)
619
Host Interface Control Register 4 (HICR4)
622
Host Interface Control Register 5 (HICR5)
623
LPC Channel 1 Address Registers H and L (LADR1H and LADR1L)
624
LPC Channel 2 Address Registers H and L (LADR2H and LADR2L)
625
LPC Channel 3 Address Registers H and L (LADR3H and LADR3L)
627
LPC Channel 4 Address Registers H and L (LADR4H and LADR4L)
629
Input Data Registers 1 to 4 (IDR1 to IDR4)
630
Output Data Registers 1 to 4 (ODR1 to ODR4)
630
Bidirectional Data Registers 0 to 15 (TWR0 to TWR15)
631
Status Registers 1 to 4 (STR1 to STR4)
631
SERIRQ Control Register 0 (SIRQCR0)
638
SERIRQ Control Register 1 (SIRQCR1)
642
SERIRQ Control Register 2 (SIRQCR2)
646
SERIRQ Control Register 3 (SIRQCR3)
649
SERIRQ Control Register 4 (SIRQCR4)
650
SCIF Address Register (SCIFADRH, SCIFADRL)
651
Host Interface Select Register (HISEL)
652
Operation
653
LPC Interface Activation
653
LPC I/O Cycles
653
Gate A20
656
LPC Interface Shutdown Function (LPCPD)
659
LPC Interface Serialized Interrupt Operation (SERIRQ)
663
LPC Interface Clock Start Request
665
SCIF Control from LPC Interface
665
Interrupt Sources
666
IBFI1, IBFI2, IBFI3, IBFI4, OBEI, and ERRI
666
Smi, Hirq1, Hirq3, Hirq4, Hirq5, Hirq6, Hirq7, Hirq8, Hirq9
667
HIRQ10, HIRQ11, HIRQ12, HIRQ13, HIRQ14, and HIRQ15
667
Usage Note
670
Data Conflict
670
Section 21 FSI Interface
673
Features
673
Input/Output Pins
675
Register Description
676
FSI Control Register 1 (FSICR1)
678
FSI Control Register 2 (FSICR2)
679
FSI Byte Count Register (FSIBNR)
681
FSI Instruction Register (FSIINS)
682
FSI Instruction Register (FSIRDINS)
683
FSI Program Instruction Register (FSIPPINS)
683
FSI Status Register (FSISTR)
683
FSI Transmit Data Registers 0 to 7 (FSITDR0 to FSITDR7)
685
FSI Receive Data Register (FSIRDR)
685
FSI Access Host Base Address Registers H and L (FSIHBARH and FSIHBARL)
686
FSI Flash Memory Size Register (FSISR)
687
FSI Command Host Base Address Registers H and L (CMDHBARH and CMDHBARL)
688
FSI Command Register (FSICMDR)
688
FSI LPC Command Status Register 1 (FSILSTR1)
689
FSI LPC Command Status Register 2 (FSILSTR2)
691
FSI General-Purpose Registers 1 to F (FSIGPR1 to FSIGPRF)
692
FSI LPC Control Register (SLCR)
692
FSI Address Registers H, M, and L (FSIARH, FSIARM, and FSIARL)
693
FSI Write Data Registers HH, HL, LH, and LL (FSIWDRHH, FSIWDRHL, FSIWDRLH, and FSIWDRLL)
694
Operation
696
LPC/FW Memory Cycles
696
SPI Flash Memory Transfer
698
Flash Memory Instructions
699
FSI Memory Cycle (Direct Transfer between LPC and SPI)
700
FSI Memory Cycle (LPC-SPI Command Transfer)
707
SPI Flash Memory Write Operation Mode
715
Reset Conditions
716
Interrupt Sources
718
Section 22 A/D Converter
719
Features
719
Input/Output Pins
721
Register Descriptions
722
A/D Data Registers a to H (ADDRA to ADDRH)
722
A/D Control/Status Register (ADCSR)
723
A/D Control Register (ADCR)
725
Operation
727
Single Mode
727
Scan Mode
728
Input Sampling and A/D Conversion Time
729
Interrupt Source
730
A/D Conversion Accuracy Definitions
731
Usage Notes
733
Module Stop Mode Setting
733
Permissible Signal Source Impedance
733
Influences on Absolute Accuracy
734
Setting Range of Analog Power Supply and Other Pins
734
Notes on Board Design
734
Notes on Noise Countermeasures
735
Module Stop Mode Setting
736
Note on Activation of the A/D Converter by an External Trigger
736
Section 23 RAM
739
Section 24 Flash Memory
741
Features
741
Mode Transition Diagram
743
Flash Memory MAT Configuration
745
Block Structure
746
Programming/Erasing Interface
747
Input/Output Pins
749
Register Descriptions
750
Programming/Erasing Interface Registers
752
Programming/Erasing Interface Parameters
758
On-Board Programming Mode
769
Boot Mode
769
User Program Mode
773
User Boot Mode
782
Storable Areas for On-Chip Program and Program Data
786
Protection
792
Hardware Protection
792
Software Protection
793
Error Protection
793
Switching between User MAT and User Boot MAT
795
Programmer Mode
796
Standard Serial Communication Interface Specifications for Boot Mode
796
Usage Notes
824
Section 25 Clock Pulse Generator
827
Oscillator
828
Connecting Crystal Resonator
828
External Clock Input Method
829
Duty Correction Circuit
831
Subclock Input Circuit
832
Subclock Waveform Forming Circuit
833
Clock Select Circuit
833
Usage Notes
834
Notes on Resonator
834
Notes on Board Design
834
Section 26 Power-Down Modes
835
Register Descriptions
836
Standby Control Register (SBYCR)
836
Low-Power Control Register (LPWRCR)
839
Module Stop Control Registers H, L, A, and B (MSTPCRH, MSTPCRL, MSTPCRA, MSTPCRB)
840
Mode Transitions and LSI States
843
Medium-Speed Mode
845
Sleep Mode
846
Software Standby Mode
847
Watch Mode
849
Module Stop Mode
850
Usage Notes
850
I/O Port Status
850
Current Consumption When Waiting for Oscillation Stabilization
850
Section 27 List of Registers
851
Register Addresses (Address Order)
853
Register Bits
874
Register States in each Operating Mode
890
Register Selection Condition
904
Register Addresses (Classification by Type of Module)
923
Section 28 Electrical Characteristics
941
Absolute Maximum Ratings
941
DC Characteristics
942
AC Characteristics
949
Clock Timing
949
Control Signal Timing
952
Timing of On-Chip Peripheral Modules
954
A/D Conversion Characteristics
964
Flash Memory Characteristics
965
Power-On Reset Characteristics
966
Usage Notes
967
Appendix
969
I/O Port States in each Pin State
969
Product Lineup
970
Package Dimensions
971
Treatment of Unused Pins
974
Index
975
Advertisement
Advertisement
Related Products
Renesas H8S/2111B
Renesas H8S/2114R
Renesas H8S/2117R Series
Renesas H8S/2168
Renesas H8S/2169 Series
Renesas H8S/2158
Renesas F-ZTAT H8S/2128F
Renesas F-ZTAT H8S/2138F
Renesas F-ZTAT H8S/2134F
Renesas F-ZTAT H8S/2144F
Renesas Categories
Computer Hardware
Motherboard
Microcontrollers
Adapter
Switch
More Renesas Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL