Renesas H8S/2100 Series Hardware Manual page 392

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 14 Serial Communication Interface (SCI)
Bit
Bit Name
3
STOP
2
MP
1
CKS1
0
CKS0
Rev. 1.00 May 09, 2008 Page 366 of 954
REJ09B0462-0100
Initial Value
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Description
Stop Bit Length (enabled only in asynchronous
mode)
Selects the stop bit length in transmission.
0: 1 stop bit
1: 2 stop bits
In reception, only the first stop bit is checked. If the
second stop bit is 0, it is treated as the start bit of
the next transmit frame.
Multiprocessor Mode (enabled only in asynchronous
mode)
When this bit is set to 1, the multiprocessor
communication function is enabled. The PE bit and
O/E bit settings are invalid in multiprocessor mode.
Clock Select 1 and 0
These bits select the clock source for the baud rate
generator.
00: φ clock (n = 0)
01: φ/4 clock (n = 1)
10: φ/16 clock (n = 2)
11: φ/64 clock (n = 3)
For the relation between the bit rate register setting
and the baud rate, see section 14.3.9, Bit Rate
Register (BRR). n is the decimal display of the value
of n in BRR (see section 14.3.9, Bit Rate Register
(BRR)).

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents