Renesas H8S/2100 Series Hardware Manual page 798

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 24 Flash Memory
(1)
Bit-Rate-Adjustment State
The bit rate is calculated by measuring the period of transfer of a low-level byte (H'00) from the
host. The bit rate can be changed by the command for a new bit rate selection. After the bit rate
has been adjusted, the boot program enters the inquiry and selection state. The bit-rate-adjustment
sequence is shown in figure 24.19.
Host
(2)
Communications Protocol
After adjustment of the bit rate, the protocol for serial communications between the host and the
boot program is as shown below.
1. One-byte commands and one-byte responses
These one-byte commands and one-byte responses consist of the inquiries and the ACK for
successful completion.
2. n-byte commands or n-byte responses
These commands and responses are comprised of n bytes of data. These are selections and
responses to inquiries.
The program data size is not included under this heading because it is determined in another
command.
3. Error response
The error response is a response to inquiries. It consists of an error response and an error code
and comes two bytes.
Rev. 1.00 May 09, 2008 Page 772 of 954
REJ09B0462-0100
H'00 (30 times maximum)
H'00 (completion of adjustment)
H'55
H'E6 (boot response)
(H'FF (error))
Figure 24.19 Bit-Rate-Adjustment Sequence
Boot program
Measuring the
1-bit length

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents