Table of Contents
Advertisement
Section 19 Keyboard Buffer Control Unit (PS2)
19.5.2
KD Output by KDO bit (KBCRL) and by Automatic Transmission
Figure 19.20 shows the relationship between the KD output by the KDO bit (KBCRL) and by the
automatic transmission. Switch to the KD output by the automatic transmission is performed when
KBTS is set to 1 and TXCR is not cleared to 0. In this case, the KD output by the KDO bit
(KBCRL) is masked.
KBTS • (TXCR0 + TXCR1 + TXCR2 + TXCR3)
Output by KDO bit (KBCRL)
Output by automatic transmission
19.5.3
Module Stop Mode Setting
Keyboard buffer control unit operation can be enabled or disabled using the module stop control
register. The initial setting is for keyboard buffer control unit operation to be halted. Register
access is enabled by canceling module stop mode. For details, see section 26, Power-Down
Modes.
19.5.4
Medium-Speed Mode
In medium-speed mode, the KBU operates with the medium-speed clock. For normal operation of
the KBU, set the medium-speed clock to a frequency of 300 kHz or higher.
19.5.5
Transmit Completion Flag (KBTE)
When TXCR3 to TXCR0 are B'1011 (transmit completion notification) and then the TXCR3 to
TXCR0 are initialized by clearing KBIOE or KBTS to 0, the transmit completion flag (KBTE) is
set. In this case, KTER is invalid.
Rev. 1.00 May 09, 2008 Page 580 of 954
REJ09B0462-0100
Output switch signal
Figure 19.20 KDO Output
KD output
Advertisement
Table of Contents
