Keyboard Matrix Interrupt Mask Registers (Kmimra, Kmimrb) Wake-Up Event Interrupt Mask Registers (Wuemra, Wuemrb) - Renesas H8S/2100 Series Hardware Manual

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 6 Interrupt Controller
6.3.8
Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMIMRB)
Wake-up Event Interrupt Mask Registers (WUEMRA, WUEMRB)
The KMIMR and WUEMR registers enable or disable key-sensing interrupt inputs (KIN15 to
KIN0) and wake-up event interrupt inputs (WUE15 to WUE0).
• KMIMRA
Bit
Bit Name
7
KMIMR15
6
KMIMR14
5
KMIMR13
4
KMIMR12
3
KMIMR11
2
KMIMR10
1
KMIMR9
0
KMIMR8
• KMIMRB
Bit
Bit Name
7
KMIMR7
6
KMIMR6
5
KMIMR5
4
KMIMR4
3
KMIMR3
2
KMIMR2
1
KMIMR1
0
KMIMR0
Note:
*
The initial value is 0 when EIVS = 0 and the initial value is 1 when EIVS EIVS = 1.
Rev. 1.00 May 09, 2008 Page 112 of 954
REJ09B0462-0100
Initial Value
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
Initial Value
R/W
1
R/W
0/1*
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
Description
Keyboard Matrix Interrupt Mask
These bits enable or disable a key-sensing input
interrupt request (KIN15 to KIN8).
0: Enables a key-sensing input interrupt request
1: Disables a key-sensing input interrupt request
Description
Keyboard Matrix Interrupt Mask
These bits enable or disable a key-sensing input
interrupt request (KIN7 to KIN0).
0: Enables a key-sensing input interrupt request
1: Disables a key-sensing input interrupt request
When the EIVS bit in SYSCR3 is cleared to 0, the
KMIMR6 bit also simultaneously controls enabling
and disabling of the IRQ6 interrupt request. When
the EIVS bit is cleared to 0, the KMIMR6 bit
becomes 0.

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents