Renesas H8S/2100 Series Hardware Manual page 720

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 22 A/D Converter
AV
CC
AV
10-bit A/D
ref
AV
SS
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
AN8
AN9
AN10
AN11
[Legend]
ADCR:
A/D control register
ADCSR:
A/D control/status register
ADDRA:
A/D data register A
ADDRB:
A/D data register B
ADDRC:
A/D data register C
Rev. 1.00 May 09, 2008 Page 694 of 954
REJ09B0462-0100
+
Comparator
Sample-and-
hold circuit
ADDRD:
ADDRE:
ADDRF:
ADDRG:
ADDRH:
Figure 22.1 Block Diagram of A/D Converter
Module data bus
Control circuit
A/D data register D
A/D data register E
A/D data register F
A/D data register G
A/D data register H
Internal
data bus
φ
φ/2
φ/4
φ/8
ADI interrupt
signal
Conversion start trigger from
TPU or 8-bit timer

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents