Renesas H8S/2100 Series Hardware Manual page 124

6-bit single-chip microcomputer

Hide thumbs Also See for H8S/2100 Series:

Table of Contents

Section 6 Interrupt Controller

Internal interrupt

WOVI0 to IBFI3

Interrupt control register

IRQ sense control register

IRQ enable register

IRQ status register

Keyboard matrix interrupt mask register

Wake-up event interrupt mask register

System control register

System control register 3

Rev. 1.00 May 09, 2008 Page 98 of 954

REJ09B0462-0100

INTM1, INTM0

Interrupt controller

Figure 6.1 Block Diagram of Interrupt Controller

Vector number

Priority level

determination