Renesas H8S/2100 Series Hardware Manual page 105

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Initial
Bit
Bit Name
Value
1
KINWUE
0
0
RAME
1
R/W
Description
R/W
Keyboard Control Register Access Enable
When the RELOCATE bit is cleared to 0, this bit enables or
disables CPU access for the keyboard matrix interrupt
registers (KMIMRA and KMIMR), pull-up MOS control register
(KMPCR), and registers (TCR_X/TCR_Y, TCSR_X/TCSR_Y,
TICRR/TCORA_Y, TICRF/TCORB_Y, TCNT_X/TCNT_Y,
TCORC, TCORA_X, TCORB_X, TCONRI, and TCONRS) of
8-bit timers (TMR_X and TMR_Y)
0: Enables CPU access for registers of TMR_X and TMR_Y
in areas from H'(FF)FFF0 to H'(FF)FFF7 and from
H'(FF)FFFC to H'(FF)FFFF
1: Enables CPU access for the keyboard matrix interrupt
registers and input pull-up MOS control register in areas
from H'(FF)FFF0 to H'(FF)FFF7 and from H'(FF)FFFC to
H'(FF)FFFF
When the RELOCATE bit is set to 1, this bit is disabled.
For details, see section 3.2.4, System Control Register 3
(SYSCR3) and section 27, List of Registers.
RAM Enable
R/W
Enables or disables on-chip RAM.
0: On-chip RAM is disabled
1: On-chip RAM is enabled
Section 4 Resets
Rev. 1.00 May 09, 2008 Page 79 of 954
REJ09B0462-0100

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents