Renesas H8S/2100 Series Hardware Manual page 539

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Bit
Bit Name
4
AASX
3
AL
Initial
Value
R/W
Description
0
R/(W)* Second Slave Address Recognition Flag
In I
1 if the first frame following a start condition matches
bits SVAX6 to SVAX0 in SARX.
[Setting condition]
[Clearing conditions]
0
R/(W)* Arbitration Lost Flag
Indicates that arbitration was lost in master mode.
[Setting conditions]
When ALSL=0
When ALSL=1
[Clearing conditions]
2
C bus format slave receive mode, this flag is set to
When the second slave address is detected in
slave receive mode and FSX = 0 in SARX
When 0 is written in AASX after reading AASX = 1
When a start condition is detected
In master mode
If the internal SDA and SDA pin disagree at the rise
of SCL in master transmit mode
If the internal SCL line is high at the fall of SCL in
master mode
If the internal SDA and SDA pin disagree at the rise
of SCL in master transmit mode
If the SDA pin is driven low by another device
2
before the I
C bus interface drives the SDA pin low,
after the start condition instruction was executed in
master transmit mode
When ICDR is written to (transmit mode) or read
from (receive mode)
When 0 is written in AL after reading AL = 1
Rev. 1.00 May 09, 2008 Page 513 of 954
2
Section 17 I
C Bus Interface (IIC)
REJ09B0462-0100

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents