Renesas H8S/2100 Series Hardware Manual page 152

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 6 Interrupt Controller
Origin of
Interrupt
Source
Name
PS2
KBIA (Reception completion A)
KBIB (Reception completion B)
Reserved for system use
PS2
KBTIA (Transmission completion A)/
KBCA (1st KCLKA)
KBTIB (Transmission completion B)/
KBCB (1st KCLKB)
Reserved for system use
FSI
LFSII (Command reception)/ (Write
reception)
Reserved for system use
LPC
OBEI (ODR1 to 4 transmission
completion)
IBFI4 (IDR4 reception completion)
ERRI (Transfer error, etc.)
IBFI1 (IDR1 reception completion)
IBFI2 (IDR2 reception completion)
IBFI3 (IDR3 reception completion)
Reserved for system use
Rev. 1.00 May 09, 2008 Page 126 of 954
REJ09B0462-0100
Vector Address
Vector
Number
Advanced Mode
96
H'000180
97
H'000184
98
H'000188
99
H'00018C
100
H'000190
101
H'000194
102
H'000198
103
H'00019c
104
H'0001A0
105
H'0001A4
106
H'0001A8
107
H'0001AC
108
H'0001B0
109
H'0001B4
110
H'0001B8
111
H'0001BC
112
H'0001C0
127
H'0001FC
ICR
Priority
ICRB0
High
ICRB0
ICRC1
ICRC1
Low

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents