C Bus Control Initialization Register (Icres) - Renesas H8S/2100 Series Hardware Manual

2
Section 17 I C Bus Interface (IIC)
2
17.3.7 I

C Bus Control Initialization Register (ICRES)

ICRES controls IIC internal latch clearance.
Bit Bit Name
7 to 5 —
4 —
3 CLR3
2 CLR2
1 CLR1
0 CLR0
Note: * This bit is always read as 1.
Rev. 1.00 May 09, 2008 Page 516 of 954
REJ09B0462-0100
Initial
Value R/W Description
All 0 R/W Reserved
The initial value should not be changed.
0 R Reserved
IIC Clear 3 to 0
1 W*
1 W* Controls initialization of the internal state of IIC_0.
1 W* 00--: Setting prohibited
1 W* 0100: Setting prohibited
0101: IIC_0 internal latch cleared
0110: Setting prohibited
0111: IIC_0 internal latches cleared
1---: Invalid setting
Controls initialization of the internal state of IIC_2.
(ICRES_2)
00--: Setting prohibited
0100: Setting prohibited
0101: IIC_2 internal latch cleared
0110: Setting prohibited
0111: IIC_2 internal latch cleared
1---: Invalid setting
When a write operation is performed on these bits, a
clear signal is generated for the internal latch circuit of
the corresponding module, and the internal state of the
IIC module is initialized.
These bits can only be written to; they are always read
as 1. Write data to this bit is not retained.
To perform IIC clearance, bits CLR3 to CLR0 must be
written to simultaneously using an MOV instruction. Do
not use a bit manipulation instruction such as BCLR.
When clearing is required again, all the bits must be
written to in accordance with the setting.