Renesas H8S/2100 Series Hardware Manual page 757

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

(6)
Flash Transfer Destination Address Register (FTDAR)
FTDAR specifies the start address of the on-chip RAM at which to download an on-chip program.
FTDAR must be set before setting the SCO bit in FCCS to 1.
Bit
Bit Name
7
TDER
6
TDA6
5
TDA5
4
TDA4
3
TDA3
2
TDA2
1
TDA1
0
TDA0
Initial
Value
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Description
Transfer Destination Address Setting Error
This bit is set to 1 when an error has occurred in setting
the start address specified by bits TDA6 to TDA0.
A start address error is determined by whether the value
set in bits TDA6 to TDA0 is within the range of H'00 to
H'01 when download is executed by setting the SCO bit
in FCCS to 1. Make sure that this bit is cleared to 0
before setting the SCO bit to 1 and the value specified
by bits TDA6 to TDA0 should be within the range of
H'00 to H'01.
0: The value specified by bits TDA6 to TDA0 is within
the range.
1: The value specified by bits TDA6 to TDA0 is between
H'02 and H'FF and download has stopped.
Transfer Destination Address
Specifies the on-chip RAM start address of the
download destination. A value between H'00 and H'01,
and up to 3 kbytes can be specified as the start address
of the on-chip RAM.
H'00:
H'FFD080 is specified as the start
address.
H'01:
H'FFD880 is specified as the start
address.
H'02 to H'7F: Setting prohibited
(Specifying a value from H'02 to H'7F sets
the TDER bit to 1 and stops download of
the on-chip program.)
Rev. 1.00 May 09, 2008 Page 731 of 954
Section 24 Flash Memory
REJ09B0462-0100

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents