Renesas H8S/2100 Series Hardware Manual page 424

6-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 14 Serial Communication Interface (SCI)
Read ORER and FER flags in SSR
No
Read receive data in RDR
No
Read ORER and FER flags in SSR
Read receive data in RDR
No
Figure 14.13 Sample Multiprocessor Serial Reception Flowchart (1)
Rev. 1.00 May 09, 2008 Page 398 of 954
REJ09B0462-0100
Initialization
Start reception
Set MPIE bit in SCR to 1
FER ∨ ORER = 1
No
Read RDRF flag in SSR
RDRF = 1
Yes
This station's ID
Yes
FER ∨ ORER = 1
No
Read RDRF flag in SSR
RDRF = 1
Yes
All data received
Yes
Clear RE bit in SCR to 0
End reception
[1] SCI initialization:
[1]
The RxD pin is automatically
designated as the receive data input
pin.
[2] ID reception cycle:
[2]
Set the MPIE bit in SCR to 1.
[3] SCI status check, ID reception and
comparison:
Yes
Read SSR and check that the RDRF
flag is set to 1, then read the receive
data in RDR and compare it with this
station's ID.
If the data is not this station's ID, set
[3]
the MPIE bit to 1 again, and clear the
RDRF flag to 0.
If the data is this station's ID, clear the
RDRF flag to 0.
[4] SCI status check and data reception:
Read SSR and check that the RDRF
flag is set to 1, then read the data in
RDR.
[5] Receive error processing and break
detection:
If a receive error occurs, read the
ORER and FER flags in SSR to identify
the error. After performing the
appropriate error processing, ensure
Yes
that the ORER and FER flags are all
cleared to 0.
Reception cannot be resumed if either
of these flags is set to 1.
[4]
In the case of a framing error, a break
can be detected by reading the RxD
No
pin value.
Note:
Do not write to SMR, SCR, BRR,
and SDCR from the start to the
end of reception except the
process of [6].
[5]
Error processing
(Continued on
next page)
[Legend]
[6]
∨: Logical add (OR)

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2112r

Table of Contents