Renesas Hitachi H8S/2194 Series Hardware Manual page 506

16-bit single-chip microcomputer
Table of Contents

Advertisement

(1) Data Transfer Format
There are four data transfer formats.
When a multiprocessor format is specified, the parity bit specification is invalid.
For details, see table 23.10.
(2) Clock
See the section on asynchronous mode.
Transmitting
station
Receiving
station A
(ID=01)
Serial
data
[Legend] MPB : Multiprocessor bit
Figure 23.9 Example of Inter-Processor Communication Using Multiprocessor Format
(3) Data Transfer Operations
(a) Multiprocessor Serial Data Transmission
Figure 23.10 shows a sample flowchart for multiprocessor serial data transmission.
The following procedure should be used for multiprocessor serial data transmission.
Receiving
station B
(ID=02)
H'01
(MPB=1)
ID transmission cycle:
receiving station
specification
(Transmission of Data H'AA to Receiving Station A)
Serial communication line
Receiving
station C
(ID=03)
H'AA
Data transmission cycle:
data transmission to
receiving station
specified by ID
Rev. 2.0, 11/00, page 479 of 1037
Receiving
station D
(ID=04)
(MPB=0)

Advertisement

Table of Contents
loading

Table of Contents