Renesas Hitachi H8S/2194 Series Hardware Manual page 636

16-bit single-chip microcomputer
Table of Contents

Advertisement

(2) In case of NMI
When the NMI interruption request is made at the timing in (1) (A) against the ATC
interrupt request, the interrupt appears to take place in NMI at the timing earlier than usual,
because higher priority is assigned to the NMI interrupt processing. The ATC interrupt
processing starts after fetching the instruction at the starting address of the NMI interrupt
processing. The address to be stacked is 02E0 for the NMI and 340 for the ATC.
When the ATC interrupt request is made at the timing in (2) (B) against the NMI interrupt
request, the ATC interrupt processing starts after fetching the instruction at the starting
address of the NMI interrupt processing. The address to be stacked is 02E6 for the NMI and
0340 for the ATC.
Rev. 2.0, 11/00, page 609 of 1037

Advertisement

Table of Contents
loading

Table of Contents