Renesas Hitachi H8S/2194 Series Hardware Manual page 21

16-bit single-chip microcomputer
Table of Contents

Advertisement

21.1.1 Features........................................................................................................... 423
21.1.2 Block Diagram ................................................................................................ 424
21.1.3 Pin Configuration ............................................................................................ 424
21.1.4 Register Configuration..................................................................................... 425
21.2 Register Descriptions ................................................................................................... 426
21.2.1 PWM Control Register (PWCR) ...................................................................... 426
21.2.2 PWM Data Registers U and L (PWDRU, PWDRL).......................................... 427
21.2.3 Module Stop Control Register (MSTPCR) ....................................................... 428
21.3 14-Bit PWM Operation ................................................................................................ 429
Section 22 Prescalar Unit............................................................................... 431
22.1 Overview..................................................................................................................... 431
22.1.1 Features........................................................................................................... 431
22.1.2 Block Diagram ................................................................................................ 432
22.1.3 Pin Configuration ............................................................................................ 433
22.1.4 Register Configuration..................................................................................... 433
22.2 Registers...................................................................................................................... 434
22.2.1 Input Capture Register 1 (ICR1) ...................................................................... 434
22.2.2 Prescalar Unit Control/Status Register (PCSR)................................................. 434
22.2.3 Port Mode Register 1 (PMR1) ......................................................................... 437
22.3 Noise Cancel Circuit .................................................................................................... 437
22.4 Operation..................................................................................................................... 438
22.4.1 Prescalar S (PSS)............................................................................................. 438
22.4.2 Prescalar W (PSW).......................................................................................... 439
22.4.3 Stable Oscillation Wait Time Count ................................................................. 439
22.4.4 8-Bit PWM...................................................................................................... 440
22.4.5 8-Bit Input Capture Using IC Pin ..................................................................... 440
22.4.6 Frequency Division Clock Output .................................................................... 440
Section 23 Serial Communication Interface 1 (SCI1) ..................................... 441
23.1 Overview..................................................................................................................... 441
23.1.1 Features........................................................................................................... 441
23.1.2 Block Diagram ................................................................................................ 443
23.1.3 Pin Configuration ............................................................................................ 444
23.1.4 Register Configuration..................................................................................... 444
23.2 Register Descriptions ................................................................................................... 445
23.2.1 Receive Shift Register (RSR)........................................................................... 445
23.2.2 Receive Data Register (RDR1) ........................................................................ 445
23.2.3 Transmit Shift Register (TSR) ......................................................................... 446
23.2.4 Transmit Data Register (TDR1) ....................................................................... 446
23.2.5 Serial Mode Register (SMR1).......................................................................... 447
23.2.6 Serial Control Register (SCR1)........................................................................ 450
23.2.7 Serial Status Register (SSR1)........................................................................... 453
Rev. 2.0, 11/00, page xii of xviii

Advertisement

Table of Contents
loading

Table of Contents