Table of Contents
Advertisement
H'D0E3: Serial Control Status Register 2 SCSR2: 32-Byte Buffer SCI2
Bit :
7
TEI
Initial value :
0
R/(W) *
R/W :
Transfer end interrupt request flag
0 [Clear conditions]
When 0 is written after reading 1
1 [Setting conditions]
When transmission or reception ends
Note: * Only 0 can be written to clear the flag.
6
5
4
—
—
SOL
1
1
0
—
—
R/W
Overrun error flag
0 [Clear conditions]
1 [Setting conditions]
Extension data bit
0 Read:
Write:
1 Read:
Write:
3
2
1
ORER
WT
ABT
0
0
0
R/(W) *
R/(W) *
R/(W) *
Abort flag
0 [Clear conditions]
When 0 is written after reading 1
1 [Setting conditions]
When CS pin output level becomes high
during transfer
Wait flag
0 [Clear conditions]
When 0 is written after reading 1
1 [Setting conditions]
When read/write instruction to serial data
buffer (32-bit) is generated while transfer is in
progress or during CS input standby
When 0 is written after reading 1
When extra pulse is over-applied to correct
transfer clock or clock input is generated after
transfer end, when using external clock
SO2 pin output level is low
SO2 pin output level is changed to low
SO2 pin output level is high
SO2 pin output level is changed to high
0
STF
0
R/W
Start flag
0 Read:
Transfer stops
Write:
Transfer aborted and SCI2 initialized
1 Read:
Transfer in progress, or CS input
standby
Write:
Transfer starts
Rev. 2.0, 11/00, page 957 of 1037
Advertisement
Table of Contents
