28.14.3 Cfg Frequency Divider - Renesas Hitachi H8S/2194 Series Hardware Manual

16-bit single-chip microcomputer
Table of Contents

Advertisement

28.14.3 CFG Frequency Divider

(1) Block Diagram
Figure 28.65 shows a block diagram of the 7-bit CFG frequency divider and its mask timer.
R/W
· CDVC
CRF
Edge
CFG
select
,
PB(ASM) REC
s/1024
s/512
s/256
s/128
DVTRG
W
Rev. 2.0, 11/00, page 784 of 1037
Internal bus
W
CDIVR(7bit)
Down counter (7 bits)
UDF
UDF
Down counter (7 bits)
CDIVR2(7bit)
Down counter (6 bits)
· CDVC
CFG
clock
select
CTMR(6bit)
W
R/W
Figure 28.65 CFG Frequency Divider
· CDVC
S
CMK
R
· CDVC
UDF
W
R
Internal bus
R/W
W
· CDVC
MCGin
CMN
DVCFG
DVCFG2
s = fosc/2

Advertisement

Table of Contents
loading

Table of Contents