Renesas Hitachi H8S/2194 Series Hardware Manual page 954

16-bit single-chip microcomputer
Table of Contents

Advertisement

H'D03D: Drum Phase Error Data Register 1 DPER1: Drum Error Detector
Bit :
7
Initial value :
1
R/W :
H'D03E: Drum Phase Error Data Register 2 DPER2: Drum Error Detector
Bit :
15
14
Initial value :
0
0
R * /W
R * /W
R/W :
Note: * Note that only detected error data can be read.
H'D050: Specified CFG Speed Preset Data Register CFPR: Capstan Error Detector
Bit :
15
14
Initial value :
0
0
R/W :
W
W
H'D052: CFG Speed Error Data Register CFER: Capstan Error Detector
15
14
Bit :
Initial value :
0
0
R * /W
R * /W
R/W :
Note: * Note that only detected error data can be read.
H'D054: CFG Lock Upper Data Register CFRUDR: Capstan Error Detector
Bit :
15
14
Initial value :
0
1
R/W :
W
W
H'D056: CFG Lock Lower Data Register CFRLDR: Capstan Error Detector
Bit :
15
14
Initial value :
1
0
R/W :
W
W
6
5
1
1
13
12
11
10
0
0
0
0
R * /W
R * /W
R * /W
R * /W
R * /W
13
12
11
10
0
0
0
0
W
W
W
W
13
12
11
10
0
0
0
0
R * /W
R * /W
R * /W
R * /W
R * /W
13
12
11
10
1
1
1
1
W
W
W
W
13
12
11
10
0
0
0
0
W
W
W
W
4
3
1
0
R * /W
R * /W
9
8
7
6
5
0
0
0
0
0
R * /W
R * /W
R * /W
R * /W R * /W
9
8
7
6
5
0
0
0
0
0
W
W
W
W
W
9
8
7
6
5
0
0
0
0
0
R * /W
R * /W
R * /W
R * /W R * /W
9
8
7
6
5
1
1
1
1
1
W
W
W
W
W
9
8
7
6
5
0
0
0
0
0
W
W
W
W
W
Rev. 2.0, 11/00, page 927 of 1037
2
1
0
0
0
0
R * /W
R * /W
4
3
2
1
0
0
0
0
R * /W R * /W
R * /W R * /W
4
3
2
1
0
0
0
0
W
W
W
W
4
3
2
1
0
0
0
0
R * /W R * /W
R * /W R * /W
4
3
2
1
1
1
1
1
W
W
W
W
4
3
2
1
0
0
0
0
W
W
W
W
0
0
0
0
W
0
0
0
1
W
0
0
W

Advertisement

Table of Contents
loading

Table of Contents