Renesas Hitachi H8S/2194 Series Hardware Manual page 896

16-bit single-chip microcomputer
Table of Contents

Advertisement

(6) Branch Instructions
Mnemonic
Bcc
BRA d:8(BT d:8)
BRA d:16(BT d:16)
BRN d:8(BF d:8)
BRN d:16(BF d:16)
BHI d:8
BHI d:16
BLS d:8
BLS d:16
BCC d:8(BHS d:8)
BCC d:16(BHS d:16)
BCS d:8(BLO d:8)
BCS d:16(BLO d:16)
BNE d:8
BNE d:16
BEQ d:8
BEQ d:16
BVC d:8
BVC d:16
BVS d:8
BVS d:16
BPL d:8
BPL d:16
BMI d:8
BMI d:16
BGE d:8
BGE d:16
BLT d:8
BLT d:16
BGT d:8
BGT d:16
BLE d:8
BLE d:16
JMP
JMP @ERn
JMP @aa:24
JMP @@aa:8
BSR
BSR d:8
BSR d:16
JSR
JSR @ERn
JSR @aa:24
JSR @@aa:8
RTS
RTS
Addressing Mode and Instruction Length (Bytes)
Size
2
4
2
4
Operation
2
if condition is true then
4
PC PC+d
2
else next;
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
PC ERn
PC aa:24
2
PC @aa:8
2
PC @-SP,PC PC+d:8
4
PC @-SP,PC PC+d:16
PC @-SP,PC ERn
PC @-SP,PC aa:24
2
PC @-SP,PC @aa:8
2
PC @SP+
Rev. 2.0, 11/00, page 869 of 1037
Operation
Code
Branch
I
H N Z V C
Advanced Mode
Condition
Always
Never
C Z=0
C Z=1
C=0
C=1
Z=0
Z=1
V=0
V=1
N=0
N=1
N V=0
N V=1
Z (N V)=0
Z (N V)=1
No of
Execution
States *
1
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
5
4
5
4
5
6
5

Advertisement

Table of Contents
loading

Table of Contents