Table of Contents
Advertisement
H'D088: REC-CTL Duty Data Register 4 RCDR4: CTL Circuit
Bit :
15
14
—
—
Initial value :
1
1
—
—
R/W :
H'D08A: REC-CTL Duty Data Register 5 RCDR5: CTL Circuit
Bit :
15
14
—
—
Initial value :
1
1
—
—
R / W :
H'D08C: Duty I/O Register DI/O: CTL Circuit
Bit :
7
VCTR2
Initial value :
1
R/W :
W
VISS interrupt setting bits
Note: * Only 0 can be written.
Rev. 2.0, 11/00, page 942 of 1037
13
12
11
10
—
—
CMT4B
CMT4A
CMT49
1
1
0
0
—
—
W
W
13
12
11
10
—
—
CMT5B
CMT5A
CMT59
1
1
0
0
—
—
W
W
6
5
VCTR1
VCTR0
1
1
W
W
VCTR2
VCTR1
VCTR0
0
0
0
1
1
0
1
1
0
0
1
1
0
1
9
8
7
6
5
CMT48
CMT47
CMT46
CMT45
0
0
0
0
0
W
W
W
W
W
9
8
7
6
5
CMT58
CMT57
CMT56
CMT55
0
0
0
0
0
W
W
W
W
W
4
3
—
BPON
1
0
—
W
Bit pattern detection start bit
0 Normal status
1 Starts 8-bit bit pattern detection
Bit pattern detection ON/OFF bit
0 Bit pattern detection OFF
1 Bit pattern detection ON
Number of 1-pulse for detection
2
4 (SYNC mark)
6
8 (mark A, short)
12 (mark A, long)
16
24 (mark B)
32
4
3
2
1
0
CMT44
CMT43
CMT42
CMT41
CMT40
0
0
0
0
0
W
W
W
W
W
4
3
2
1
0
CMT54
CMT53
CMT52
CMT51
CMT50
0
0
0
0
0
W
W
W
W
W
2
1
BPS
BPF
DI/O
0
0
R/(W) *
W
R/W
Duty I/O register
Bit pattern detection flag
0 Bit pattern (8-bit) is not detected
1 Bit pattern (8-bit) is detected
0
1
Advertisement
Table of Contents
